summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--random/1mhz_clock/1mhz_clock_16channels.srbin0 -> 77482 bytes
-rw-r--r--random/1mhz_clock/1mhz_clock_1channels.srbin0 -> 42419 bytes
-rw-r--r--random/1mhz_clock/1mhz_clock_4channels.srbin0 -> 42572 bytes
-rw-r--r--random/1mhz_clock/1mhz_clock_7channels.srbin0 -> 42513 bytes
-rw-r--r--random/1mhz_clock/1mhz_clock_8channels.srbin0 -> 42845 bytes
-rw-r--r--random/1mhz_clock/1mhz_clock_9channels.srbin0 -> 77582 bytes
-rw-r--r--random/1mhz_clock/README35
7 files changed, 35 insertions, 0 deletions
diff --git a/random/1mhz_clock/1mhz_clock_16channels.sr b/random/1mhz_clock/1mhz_clock_16channels.sr
new file mode 100644
index 0000000..c9b5965
--- /dev/null
+++ b/random/1mhz_clock/1mhz_clock_16channels.sr
Binary files differ
diff --git a/random/1mhz_clock/1mhz_clock_1channels.sr b/random/1mhz_clock/1mhz_clock_1channels.sr
new file mode 100644
index 0000000..0fdd10e
--- /dev/null
+++ b/random/1mhz_clock/1mhz_clock_1channels.sr
Binary files differ
diff --git a/random/1mhz_clock/1mhz_clock_4channels.sr b/random/1mhz_clock/1mhz_clock_4channels.sr
new file mode 100644
index 0000000..6cc3e06
--- /dev/null
+++ b/random/1mhz_clock/1mhz_clock_4channels.sr
Binary files differ
diff --git a/random/1mhz_clock/1mhz_clock_7channels.sr b/random/1mhz_clock/1mhz_clock_7channels.sr
new file mode 100644
index 0000000..0c84367
--- /dev/null
+++ b/random/1mhz_clock/1mhz_clock_7channels.sr
Binary files differ
diff --git a/random/1mhz_clock/1mhz_clock_8channels.sr b/random/1mhz_clock/1mhz_clock_8channels.sr
new file mode 100644
index 0000000..30f52fc
--- /dev/null
+++ b/random/1mhz_clock/1mhz_clock_8channels.sr
Binary files differ
diff --git a/random/1mhz_clock/1mhz_clock_9channels.sr b/random/1mhz_clock/1mhz_clock_9channels.sr
new file mode 100644
index 0000000..fc7504a
--- /dev/null
+++ b/random/1mhz_clock/1mhz_clock_9channels.sr
Binary files differ
diff --git a/random/1mhz_clock/README b/random/1mhz_clock/README
new file mode 100644
index 0000000..a715bca
--- /dev/null
+++ b/random/1mhz_clock/README
@@ -0,0 +1,35 @@
+-------------------------------------------------------------------------------
+1MHz clock signal
+-------------------------------------------------------------------------------
+
+This is a set of example captures of a digital 1MHz clock signal (rectangle
+signal) generated using a function generator, sampled using a logic analyzer.
+
+
+Logic analyzer setup
+--------------------
+
+The logic analyzer used was a Braintechnology USB-LPS (at 12MHz):
+
+ Probe Signal
+ -----------------------------
+ 1 1MHz clock signal
+
+
+Data
+----
+
+The sigrok command line used was:
+
+ sigrok-cli --driver fx2lafw -d samplerate=12mhz --time 1s \
+ -o <filename> -p XXXX
+
+XXXX specifies how many probes to sample/save:
+
+ - 1 signal: -p 1
+ - 4 signals: -p 1-4
+ - 7 signals: -p 1-7
+ - 8 signals: -p 1-8
+ - 9 signals: -p 1-9
+ - 16 signals: -p 1-16
+