summaryrefslogtreecommitdiff
path: root/decoder/test/uart/test.conf
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2016-09-24 12:21:16 +0200
committerUwe Hermann <uwe@hermann-uwe.de>2016-09-24 12:21:16 +0200
commit50fd1925211bbe17e20cc988987038cce4555375 (patch)
treeef335524896656122ec47f9c0ed87f5762a29726 /decoder/test/uart/test.conf
parent5d878c0fa84a85063e780dfb7e17e4c9ea5823af (diff)
downloadsigrok-test-50fd1925211bbe17e20cc988987038cce4555375.tar.gz
sigrok-test-50fd1925211bbe17e20cc988987038cce4555375.zip
uart: Add a test-case for overlapping RX/TX bytes.
Diffstat (limited to 'decoder/test/uart/test.conf')
-rw-r--r--decoder/test/uart/test.conf8
1 files changed, 8 insertions, 0 deletions
diff --git a/decoder/test/uart/test.conf b/decoder/test/uart/test.conf
index 2d54f33..f501edb 100644
--- a/decoder/test/uart/test.conf
+++ b/decoder/test/uart/test.conf
@@ -114,6 +114,14 @@ test hello_world_8o1_115200
output uart python match hello_world_8o1_115200.python
output uart binary class tx match hello_world_8o1_115200.bin_tx
+test rxtx_overlapped
+ protocol-decoder uart channel rx=3 channel tx=4
+ input uart/rxtx_overlapped/rxtx_overlapped.sr
+ output uart annotation match rxtx_overlapped.output
+ output uart python match rxtx_overlapped.python
+ output uart binary class rx match rxtx_overlapped.bin_rx
+ output uart binary class tx match rxtx_overlapped.bin_tx
+
test exception_samplerate
protocol-decoder uart
input misc/no-samplerate.sr