blob: a715bcad1a5d4263f87a6685f7af062d5f182b94 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
|
-------------------------------------------------------------------------------
1MHz clock signal
-------------------------------------------------------------------------------
This is a set of example captures of a digital 1MHz clock signal (rectangle
signal) generated using a function generator, sampled using a logic analyzer.
Logic analyzer setup
--------------------
The logic analyzer used was a Braintechnology USB-LPS (at 12MHz):
Probe Signal
-----------------------------
1 1MHz clock signal
Data
----
The sigrok command line used was:
sigrok-cli --driver fx2lafw -d samplerate=12mhz --time 1s \
-o <filename> -p XXXX
XXXX specifies how many probes to sample/save:
- 1 signal: -p 1
- 4 signals: -p 1-4
- 7 signals: -p 1-7
- 8 signals: -p 1-8
- 9 signals: -p 1-9
- 16 signals: -p 1-16
|
