blob: 267d41ee7c682a76f70d906ac718a26410f5a9aa (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
-------------------------------------------------------------------------------
Analog clock signal
-------------------------------------------------------------------------------
This is a set of example captures of a clock signal (rectangle signal)
generated using a function generator, sampled using an LA/MSO.
Logic analyzer setup
--------------------
The logic analyzer used was a Noname LHT00SU1 (at 12MHz):
Probe Signal
-------------------------------
1DCH 100kHz clock signal
2DCH same 100kHz clock signal
1ACH same 100kHz clock signal
|
