1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
|
-------------------------------------------------------------------------------
JTAG / ST STM32
-------------------------------------------------------------------------------
This is a set of example captures of JTAG communication to an Olimex
STM32-H103 eval board with an ST STM32 (ARM Cortex-M3) microcontroller.
The JTAG adapter used was the FTDI FT2232H based Floss-JTAG (V0.2).
The firmware flashed to the board is a simple LED-blinking libopencm3
example named 'fancyblink'. The respective fancyblink.bin file is
available as a reference in the same directory as this README.
The file's MD5 sum is aa6980d55b9ced84fc0c64bfe9e5ff98. The binary is licensed
under the GPL, version 3 or later (see URL below for the source code).
Details:
http://olimex.com/dev/stm32-h103.html
http://randomprojects.org/wiki/Floss-JTAG
http://libopencm3.org
http://libopencm3.git.sourceforge.net/git/gitweb.cgi?p=libopencm3/libopencm3;a=tree;f=examples/stm32/f1/stm32-h103/fancyblink
Logic analyzer setup
--------------------
The logic analyzer used was a Saleae Logic (at 4MHz):
Probe STM32-H103 JTAG connector
-------------------------------------
1 (black) TRST#
2 (brown) TDI
3 (red) TMS
4 (orange) TCK
5 (yellow) TDO
6 (green) RST
olimex_stm32-h103_flash_fancyblink.sr
-------------------------------------
The OpenOCD used was "0.5.0 (2011-08-09-08:45)" (Debian version 0.5.0-1):
openocd -f interface/flossjtag-noeeprom.cfg \
-f board/olimex_stm32_h107.cfg \
-c "init" -c "reset init" \
-c "stm32f1x mass_erase 0" \
-c "flash write_image fancyblink.bin" \
-c "reset" \
-c "shutdown"
The sigrok command line used was:
sigrok-cli -d 0:samplerate=4mhz --time 20s \
-p '1=TRST,2=TDI,3=TMS,4=TCK,5=TDO,6=RST' \
-o olimex_stm32-h103_flash_fancyblink.sr
olimex_stm32-h103_init_10s.sr
-----------------------------
The following OpenOCD command was used:
openocd -f interface/flossjtag-noeeprom.cfg -f board/olimex_stm32_h107.cfg \
-c "init"
The sigrok command line used was:
sigrok-cli -d 0:samplerate=4mhz --time 10s \
-p '1=TRST,2=TDI,3=TMS,4=TCK,5=TDO,6=RST' -o <filename>
olimex_stm32-h103_init_reset_init_10s.sr
----------------------------------------
The following OpenOCD command was used:
openocd -f interface/flossjtag-noeeprom.cfg -f board/olimex_stm32_h107.cfg \
-c "init" -c "reset init"
The sigrok command line used was:
sigrok-cli -d 0:samplerate=4mhz --time 10s \
-p '1=TRST,2=TDI,3=TMS,4=TCK,5=TDO,6=RST' -o <filename>
Specific OpenOCD commands
-------------------------
For the following tests/files, OpenOCD was already running/connected, and the
following commands were entered via the OpenOCD telnet interface:
- olimex_stm32-h103_cmd_reg_10s.sr:
> reg
===== arm v7m registers
(0) r0 (/32): 0x40011000
(1) r1 (/32): 0x00000000
(2) r2 (/32): 0x00000040
(3) r3 (/32): 0x000B5CF4
(4) r4 (/32): 0x40022000
(5) r5 (/32): 0xFFD7EFB4
(6) r6 (/32): 0x3A30084E
(7) r7 (/32): 0xF5309C2C
(8) r8 (/32): 0xFFFF55D4
(9) r9 (/32): 0xDFFFCFFD
(10) r10 (/32): 0xF9CAF759
(11) r11 (/32): 0xC7092295
(12) r12 (/32): 0x44444444
(13) sp (/32): 0x20000800
(14) lr (/32): 0xFFFFFFFF
(15) pc (/32): 0x080001A4
(16) xPSR (/32): 0x01000000
(17) msp (/32): 0x20000800
(18) psp (/32): 0x0748A880
(19) primask (/1): 0x00
(20) basepri (/8): 0x00
(21) faultmask (/1): 0x00
(22) control (/2): 0x00
===== cortex-m3 dwt registers
(23) dwt_ctrl (/32)
(24) dwt_cyccnt (/32)
(25) dwt_0_comp (/32)
(26) dwt_0_mask (/4)
(27) dwt_0_function (/32)
(28) dwt_1_comp (/32)
(29) dwt_1_mask (/4)
(30) dwt_1_function (/32)
(31) dwt_2_comp (/32)
(32) dwt_2_mask (/4)
(33) dwt_2_function (/32)
(34) dwt_3_comp (/32)
(35) dwt_3_mask (/4)
(36) dwt_3_function (/32)
- olimex_stm32-h103_cmd_reset_10s.sr:
> reset
JTAG tap: stm32.cpu tap/device found: 0x3ba00477 (mfg: 0x23b, part: 0xba00, ver: 0x3)
JTAG tap: stm32.bs tap/device found: 0x16410041 (mfg: 0x020, part: 0x6410, ver: 0x1)
- olimex_stm32-h103_cmd_stm32f1x_options_read_0_10s.sr:
> stm32f1x options_read 0
device id = 0x20036410
flash size = 128kbytes
Option Byte: 0x3fffffc
Readout Protection Off
Software Watchdog
Stop: No reset generated
Standby: No reset generated
- olimex_stm32-h103_cmd_stm32f1x_mdw_10s.sr:
> mdw 0x20000000 16
0x20000000: 02255100 044aa200 3b02f830 3b02f821 f01368e3 d0fb0f01 0f14f013 3a01d101
0x20000020: be00d1f0 40022000 20000800 080001a5 080001ef 080001ed 080001ed 080001ed
olimex_stm32-h103_idle.sr
-------------------------
The following OpenOCD command was used:
openocd -f interface/flossjtag-noeeprom.cfg -f board/olimex_stm32_h107.cfg \
-c "init" -c "reset halt"
The sigrok command line used was:
sigrok-cli -d 0:samplerate=4mhz --time 3s \
-p '1=TRST,2=TDI,3=TMS,4=TCK,5=TDO,6=RST' -o <filename>
sigrok-cli was only started a few seconds after the OpenOCD init/connection
to capture what happens when the user doesn't actively use OpenOCD commands.
olimex_stm32-h103_irscan_drscan.sr
----------------------------------
The following OpenOCD command was used:
openocd -f interface/flossjtag-noeeprom.cfg -f board/olimex_stm32_h107.cfg \
-c "init" -c "halt" -c "poll off" -c "sleep 4000" \
-c "irscan stm32f1x.cpu 0xe" -c "drscan stm32f1x.cpu 32 0"
This gets the 32bit contents of the IDCODE register (0b1110), which is
0x3ba00477, the ID for ARM Cortex-M3 r1p1-01rel0.
The sigrok command line used was:
sigrok-cli -d 0:samplerate=4mhz --time 5s \
-p '1=TRST,2=TDI,3=TMS,4=TCK,5=TDO,6=RST' -o <filename>
|
