summaryrefslogtreecommitdiff
path: root/i2c/eeprom_24xx/attiny13_i2c/README
blob: afdb957f086eea43254e164239cfb6a8f0b1911c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
-------------------------------------------------------------------------------
Atmel ATtiny13 I²C
-------------------------------------------------------------------------------

This is a set of example captures of the I²C traffic to/from the Atmel
ATtiny13 chip and the Cypress FX2 in the Braintechnology USB-LPS device.

Details:
http://www.atmel.com/images/doc2535.pdf
http://www.braintechnology.de/braintechnology/usb_lps.html


Logic analyzer setup
--------------------

The logic analyzer used was a CWAV USBee SX (at 12MHz):

  Probe       ATtiny13 pin
  ------------------------
  0 (black)   PB0
  1 (brown)   PB1/SDA
  2 (red)     PB2/SCL
  3 (orange)  PB3
  4 (yellow)  PB4
  5 (green)   PB5


Data
----

The data contains the power-up sequence when the USB cable is attached.