diff options
author | Alexandru Gagniuc <mr.nuke.me@gmail.com> | 2013-08-09 10:00:55 -0500 |
---|---|---|
committer | Alexandru Gagniuc <mr.nuke.me@gmail.com> | 2013-08-09 10:04:42 -0500 |
commit | e06e8ecafd62d849d56329bbad70c77e3415f4f9 (patch) | |
tree | dfbf9ff1cd2c3a21cb3369a406cce5a3816b5a1e | |
parent | 4ace3b4baf5bed9c4e6eed02ab17603d11f726b6 (diff) | |
download | sigrok-dumps-e06e8ecafd62d849d56329bbad70c77e3415f4f9.tar.gz sigrok-dumps-e06e8ecafd62d849d56329bbad70c77e3415f4f9.zip |
LPC: Add LPC (low pin count) bus capture
See the provided README for details of the capture and setup.
-rw-r--r-- | lpc/README | 50 | ||||
-rw-r--r-- | lpc/lpc_vultureprog.sr | bin | 0 -> 151168 bytes |
2 files changed, 50 insertions, 0 deletions
diff --git a/lpc/README b/lpc/README new file mode 100644 index 0000000..5f652e2 --- /dev/null +++ b/lpc/README @@ -0,0 +1,50 @@ +------------------------------------------------------------------------------- +Arbitrary LPC (low pin count) traffic +------------------------------------------------------------------------------- + +These captures are the identification and programming with random data of a LPC +(low pin count) interface flash chip. The LPC bus is emulated with an ARM +Cortex-M microcontroller, and does not run at the standard 33MHz clock. Although +the clock contains significant jitter, the connected chips respond and +communicate as expected. + +Details: +http://en.wikipedia.org/wiki/Low_Pin_Count +http://www.intel.com/design/chipsets/industry/25128901.pdf + + +Hardware Setup +-------------- + +A VultureProg daughterboard was attached to a TI Stellaris Launcphad board. A +SST49LF080A flash chip was installed in the PLCC socket. The core clock of the +CPU was reduced from 80MHz to 16MHz to permit the logic analyzer to capture all +details of the waveform. + +Hardware: http://github.com/mrnuke/vultureprog-hardware +Firmware + SW: http://git.qiprog.org/ + +The logic analyzer used was a MCU123 USBee AX Pro clone. It was connected to the +"LPC probe" header of the VultureProg daughterboard. All captures were run at +24MHz sampling rate. + +Hookup +------ +P0: LAD0 +P1: LAD1 +P2: LAD2 +P3: LAD3 +P4: LCLK +P5: #LFRAME +P6: NC +P7: NC + +Data +---- + +- lpc_vultureprog.sr + VultureProg BIOS chip programmer programming random data to a SST49LF080A. + The bus clock was intentionally reduced to allow capture with an FX2-based + logic analyzer. + +This data is released into the public domain. diff --git a/lpc/lpc_vultureprog.sr b/lpc/lpc_vultureprog.sr Binary files differnew file mode 100644 index 0000000..8e83498 --- /dev/null +++ b/lpc/lpc_vultureprog.sr |