1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
##
## This file is part of the libsigrokdecode project.
##
## Copyright (C) 2018 Stefan Petersen <spe@ciellt.se>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, see <http://www.gnu.org/licenses/>.
##
import re
import sigrokdecode as srd
registers = {
0x80: ['WRDS', 0, lambda _: ''],
0x81: ['STO', 1, lambda _: ''],
0x82: ['SLEEP', 2, lambda _: ''],
0x83: ['WRITE', 3, lambda v: '0x%x' % v],
0x84: ['WREN', 4, lambda _: ''],
0x85: ['RCL', 5, lambda _: ''],
0x86: ['READ', 6, lambda v: '0x%x' % v],
0x87: ['READ', 7, lambda v: '0x%x' % v],
}
class Decoder(srd.Decoder):
api_version = 3
id = 'x2444m'
name = 'X2444M/P'
longname = 'Xicor X2444M/P'
desc = 'Xicor X2444M/P nonvolatile static RAM protocol.'
license = 'gplv2+'
inputs = ['spi']
outputs = ['x2444m']
annotations = (
('wrds', 'Write disable'),
('sto', 'Store RAM data in EEPROM'),
('sleep', 'Enter sleep mode'),
('write', 'Write data into RAM'),
('wren', 'Write enable'),
('rcl', 'Recall EEPROM data into RAM'),
('read', 'Data read from RAM'),
('read', 'Data read from RAM'),
)
def __init__(self):
self.reset()
def reset(self):
self.cs_start = 0
self.cs_asserted = False
self.cmd_digit = 0
def start(self):
self.out_ann = self.register(srd.OUTPUT_ANN)
def putreadwrite(self, ss, es, reg, idx, addr, value):
self.put(ss, es, self.out_ann,
[idx, ['%s: %s => 0x%4.4x' % (reg, addr, value),
'%s: %s => 0x%4.4x' % (reg[0], addr, value), reg[0]]])
def putcmd(self, ss, es, reg, idx):
self.put(ss, es, self.out_ann, [idx, [reg, reg[0]]])
def decode(self, ss, es, data):
ptype, mosi, miso = data
if ptype == 'DATA':
if not self.cs_asserted:
return
if self.cmd_digit == 0:
self.addr = mosi
self.addr_start = ss
elif self.cmd_digit > 0:
self.read_value = (self.read_value << 8) + miso
self.write_value = (self.write_value << 8) + mosi
self.cmd_digit += 1
elif ptype == 'CS-CHANGE':
self.cs_asserted = (miso == 1)
# When not asserted, CS has just changed from asserted to deasserted.
if not self.cs_asserted:
# Only one digit, simple command. Else read/write.
if self.cmd_digit == 1:
name, idx, decoder = registers[self.addr & 0x87]
self.putcmd(self.addr_start, es, name, idx)
elif self.cmd_digit > 1:
name, idx, decoder = registers[self.addr & 0x87]
if name == 'READ':
value = self.read_value
elif name == 'WRITE':
value = self.write_value
else:
value = 0
self.putreadwrite(self.addr_start, es, name, idx,
decoder((self.addr >> 3) & 0x0f), value)
if self.cs_asserted:
self.cs_start = ss
self.cmd_digit = 0
self.read_value = 0
self.write_value = 0
|
