1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
##
## This file is part of the sigrok project.
##
## Copyright (C) 2011 Gareth McMullin <gareth@blacksphere.co.nz>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
##
import sigrokdecode as srd
class Decoder(srd.Decoder):
id = 'spi'
name = 'SPI'
longname = 'Serial Peripheral Interface (SPI) bus'
desc = '...desc...'
longdesc = '...longdesc...'
author = 'Gareth McMullin'
email = 'gareth@blacksphere.co.nz'
license = 'gplv2+'
inputs = ['logic']
outputs = ['spi']
probes = [
{'id': 'sdata', 'name': 'DATA', 'desc': 'SPI data line (MISO or MOSI)'},
{'id': 'sck', 'name': 'CLK', 'desc': 'SPI clock line'},
]
options = {}
annotations = []
def __init__(self):
self.oldsck = 1
self.rxcount = 0
self.rxdata = 0
self.bytesreceived = 0
def start(self, metadata):
# self.out_proto = self.add(srd.OUTPUT_PROTO, 'spi')
self.out_ann = self.add(srd.OUTPUT_ANN, 'spi')
def report(self):
return 'SPI: %d bytes received' % self.bytesreceived
def decode(self, ss, es, data):
# HACK! At the moment the number of probes is not handled correctly.
# E.g. if an input file (-i foo.sr) has more than two probes enabled.
for (samplenum, (sdata, sck, x, y, z, a)) in data:
# Sample SDATA on rising SCK
if sck == self.oldsck:
continue
self.oldsck = sck
if not sck:
continue
# If this is first bit, save timestamp
if self.rxcount == 0:
self.time = ss # FIXME
# Receive bit into our shift register
if sdata:
self.rxdata |= 1 << (7 - self.rxcount)
self.rxcount += 1
# Continue to receive if not a byte yet
if self.rxcount != 8:
continue
# Received a byte, pass up to sigrok
outdata = {'time':self.time, # FIXME
'duration':ss + es - self.time, # FIXME
'data':self.rxdata,
'display':('%02X' % self.rxdata),
'type':'spi',
}
# self.put(0, 0, self.out_proto, out_proto)
self.put(0, 0, self.out_ann, outdata)
# Reset decoder state
self.rxdata = 0
self.rxcount = 0
# Keep stats for summary
self.bytesreceived += 1
|
