1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
|
##
## This file is part of the libsigrokdecode project.
##
## Copyright (C) 2017 Kevin Redon <kingkevin@cuvoodoo.info>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, see <http://www.gnu.org/licenses/>.
##
import sigrokdecode as srd
'''
OUTPUT_PYTHON format:
Packet:
[{'ss': bit start sample number,
'se': bit end sample number,
'si': SI bit,
'so': SO bit,
}, ...]
Since address and word size are variable, a list of all bits in each packet
need to be output. Since Microwire is a synchronous protocol with separate
input and output lines (SI and SO) they are provided together, but because
Microwire is half-duplex only the SI or SO bits will be considered at once.
To be able to annotate correctly the instructions formed by the bit, the start
and end sample number of each bit (pair of SI/SO bit) are provided.
'''
class Decoder(srd.Decoder):
api_version = 3
id = 'microwire'
name = 'Microwire'
longname = 'Microwire'
desc = '3-wire, half-duplex, synchronous serial bus.'
license = 'gplv2+'
inputs = ['logic']
outputs = ['microwire']
channels = (
{'id': 'cs', 'name': 'CS', 'desc': 'Chip select'},
{'id': 'sk', 'name': 'SK', 'desc': 'Clock'},
{'id': 'si', 'name': 'SI', 'desc': 'Slave in'},
{'id': 'so', 'name': 'SO', 'desc': 'Slave out'},
)
annotations = (
('start-bit', 'Start bit'),
('si-bit', 'SI bit'),
('so-bit', 'SO bit'),
('status-check-ready', 'Status check ready'),
('status-check-busy', 'Status check busy'),
('warning', 'Warning'),
)
annotation_rows = (
('si-bits', 'SI bits', (0, 1)),
('so-bits', 'SO bits', (2,)),
('status', 'Status', (3, 4)),
('warnings', 'Warnings', (5,)),
)
def start(self):
self.out_python = self.register(srd.OUTPUT_PYTHON)
self.out_ann = self.register(srd.OUTPUT_ANN)
def decode(self):
while True:
# Wait for slave to be selected on rising CS.
cs, sk, si, so = self.wait({0: 'r'})
if sk:
self.put(self.samplenum, self.samplenum, self.out_ann,
[5, ['Clock should be low on start',
'Clock high on start', 'Clock high', 'SK high']])
sk = 0 # Enforce correct state for correct clock handling.
# Because we don't know if this is bit communication or a
# status check we have to collect the SI and SO values on SK
# edges while the chip is selected and figure out afterwards.
packet = []
while cs:
# Save change.
packet.append({'samplenum': self.samplenum,
'matched': self.matched,
'cs': cs, 'sk': sk, 'si': si, 'so': so})
edge = 'r' if sk == 0 else 'f'
cs, sk, si, so = self.wait([{0: 'l'}, {1: edge}, {3: 'e'}])
# Save last change.
packet.append({'samplenum': self.samplenum,
'matched': self.matched,
'cs': cs, 'sk': sk, 'si': si, 'so': so})
# Figure out if this is a status check.
# Either there is no clock or no start bit (on first rising edge).
status_check = True
for change in packet:
# Get first clock rising edge.
if len(change['matched']) > 1 and change['matched'][1] \
and change['sk']:
if change['si']:
status_check = False
break
# The packet is for a status check.
# SO low = busy, SO high = ready.
# The SO signal might be noisy in the beginning because it starts
# in high impedance.
if status_check:
start_samplenum = packet[0]['samplenum']
bit_so = packet[0]['so']
# Check for SO edges.
for change in packet:
if len(change['matched']) > 2 and change['matched'][2]:
if bit_so == 0 and change['so']:
# Rising edge Busy -> Ready.
self.put(start_samplenum, change['samplenum'],
self.out_ann, [4, ['Busy', 'B']])
start_samplenum = change['samplenum']
bit_so = change['so']
# Put last state.
if bit_so == 0:
self.put(start_samplenum, packet[-1]['samplenum'],
self.out_ann, [4, ['Busy', 'B']])
else:
self.put(start_samplenum, packet[-1]['samplenum'],
self.out_ann, [3, ['Ready', 'R']])
else:
# Bit communication.
# Since the slave samples SI on clock rising edge we do the
# same. Because the slave changes SO on clock rising edge we
# sample on the falling edge.
bit_start = 0 # Rising clock sample of bit start.
bit_si = 0 # SI value at rising clock edge.
bit_so = 0 # SO value at falling clock edge.
start_bit = True # Start bit incoming (first bit).
python_output = [] # Python output data.
for change in packet:
if len(change['matched']) > 1 and change['matched'][1]:
# Clock edge.
if change['sk']: # Rising clock edge.
if bit_start > 0: # Bit completed.
if start_bit:
if bit_si == 0: # Start bit missing.
self.put(bit_start, change['samplenum'],
self.out_ann,
[5, ['Start bit not high',
'Start bit low']])
else:
self.put(bit_start, change['samplenum'],
self.out_ann,
[0, ['Start bit', 'S']])
start_bit = False
else:
self.put(bit_start, change['samplenum'],
self.out_ann,
[1, ['SI bit: %d' % bit_si,
'SI: %d' % bit_si,
'%d' % bit_si]])
self.put(bit_start, change['samplenum'],
self.out_ann,
[2, ['SO bit: %d' % bit_so,
'SO: %d' % bit_so,
'%d' % bit_so]])
python_output.append({'ss': bit_start,
'se': change['samplenum'],
'si': bit_si, 'so': bit_so})
bit_start = change['samplenum']
bit_si = change['si']
else: # Falling clock edge.
bit_so = change['so']
elif change['matched'][0] and \
change['cs'] == 0 and change['sk'] == 0:
# End of packet.
self.put(bit_start, change['samplenum'], self.out_ann,
[1, ['SI bit: %d' % bit_si,
'SI: %d' % bit_si, '%d' % bit_si]])
self.put(bit_start, change['samplenum'], self.out_ann,
[2, ['SO bit: %d' % bit_so,
'SO: %d' % bit_so, '%d' % bit_so]])
python_output.append({'ss': bit_start,
'se': change['samplenum'],
'si': bit_si, 'so': bit_so})
self.put(packet[0]['samplenum'],
packet[len(packet) - 1]['samplenum'],
self.out_python, python_output)
|
