summaryrefslogtreecommitdiff
path: root/decoders/ad5626/pd.py
blob: 453ee20822c0d1f2f8eb90dd16111eed16dcd3aa (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
##
## This file is part of the libsigrokdecode project.
##
## Copyright (C) 2020 Analog Devices Inc.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 3 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, see <http://www.gnu.org/licenses/>.
##

import sigrokdecode as srd

class Decoder(srd.Decoder):
    api_version = 3
    id = 'ad5626'
    name = 'AD5626'
    longname = 'Analog Devices AD5626'
    desc = 'Analog Devices AD5626 12-bit nanoDAC.'
    license = 'gplv2+'
    inputs = ['spi']
    outputs = []
    tags = ['IC', 'Analog/digital']
    annotations = (
        ('voltage', 'Voltage'),
    )

    def __init__(self,):
        self.reset()

    def reset(self):
        self.data = 0
        self.ss = 0

    def start(self):
        self.out_ann = self.register(srd.OUTPUT_ANN)

    def put_data(self, pos, data):
        self.put(pos[0], pos[1], self.out_ann, [0, [str(data) + 'V']])

    def decode(self, ss, es, data):
        ptype = data[0]

        if ptype == 'CS-CHANGE':
            cs_old, cs_new = data[1:]
            if cs_old is not None and cs_old == 0 and cs_new == 1:
                self.data >>= 1
                self.data /= 1000
                self.put_data([self.ss, es], self.data)
                self.data = 0
            elif cs_old is not None and cs_old == 1 and cs_new == 0:
                self.ss = ss
        elif ptype == 'BITS':
            mosi = data[1]
            for bit in reversed(mosi):
                self.data = self.data | bit[0]
                self.data <<= 1