summaryrefslogtreecommitdiff
path: root/decoders
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2013-10-13 15:39:44 +0200
committerUwe Hermann <uwe@hermann-uwe.de>2013-12-28 22:13:35 +0100
commit6b32f92828b18f510a5da1f729c3694bbe9b1f42 (patch)
treec7800f319a748e278643c8bca066f626cd838811 /decoders
parent001974848a862a7eeab7efc81cc0b21aec56464d (diff)
downloadlibsigrokdecode-6b32f92828b18f510a5da1f729c3694bbe9b1f42.tar.gz
libsigrokdecode-6b32f92828b18f510a5da1f729c3694bbe9b1f42.zip
jtag: Refactor and simplify some code.
Diffstat (limited to 'decoders')
-rw-r--r--decoders/jtag/pd.py36
1 files changed, 19 insertions, 17 deletions
diff --git a/decoders/jtag/pd.py b/decoders/jtag/pd.py
index 8403add..36320d2 100644
--- a/decoders/jtag/pd.py
+++ b/decoders/jtag/pd.py
@@ -1,7 +1,7 @@
##
## This file is part of the libsigrokdecode project.
##
-## Copyright (C) 2012 Uwe Hermann <uwe@hermann-uwe.de>
+## Copyright (C) 2012-2013 Uwe Hermann <uwe@hermann-uwe.de>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
@@ -55,11 +55,18 @@ class Decoder(srd.Decoder):
self.oldtck = -1
self.bits_tdi = []
self.bits_tdo = []
+ self.samplenum = 0
def start(self):
self.out_proto = self.register(srd.OUTPUT_PYTHON)
self.out_ann = self.register(srd.OUTPUT_ANN)
+ def putx(self, data):
+ self.put(self.samplenum, self.samplenum, self.out_ann, data)
+
+ def putp(self, data):
+ self.put(self.samplenum, self.samplenum, self.out_proto, data)
+
def advance_state_machine(self, tms):
self.oldstate = self.state
@@ -109,10 +116,8 @@ class Decoder(srd.Decoder):
self.advance_state_machine(tms)
# Output the state we just switched to.
- self.put(self.ss, self.es, self.out_ann,
- [0, ['New state: %s' % self.state]])
- self.put(self.ss, self.es, self.out_proto,
- ['NEW STATE', self.state])
+ self.putx([0, ['New state: %s' % self.state]])
+ self.putp(['NEW STATE', self.state])
# If we went from SHIFT-IR to SHIFT-IR, or SHIFT-DR to SHIFT-DR,
# collect the current TDI/TDO values (upon rising TCK edge).
@@ -120,10 +125,8 @@ class Decoder(srd.Decoder):
self.bits_tdi.insert(0, tdi)
self.bits_tdo.insert(0, tdo)
# TODO: ANN/PROTO output.
- # self.put(self.ss, self.es, self.out_ann,
- # [0, ['TDI add: ' + str(tdi)]])
- # self.put(self.ss, self.es, self.out_ann,
- # [0, ['TDO add: ' + str(tdo)]])
+ # self.putx([0, ['TDI add: ' + str(tdi)]])
+ # self.putp([0, ['TDO add: ' + str(tdo)]])
# Output all TDI/TDO bits if we just switched from SHIFT-* to EXIT1-*.
if self.oldstate.startswith('SHIFT-') and \
@@ -133,20 +136,20 @@ class Decoder(srd.Decoder):
b = ''.join(map(str, self.bits_tdi))
h = ' (0x%x' % int('0b' + b, 2) + ')'
s = t + ': ' + b + h + ', ' + str(len(self.bits_tdi)) + ' bits'
- self.put(self.ss, self.es, self.out_ann, [0, [s]])
- self.put(self.ss, self.es, self.out_proto, [t, b])
+ # self.putx([0, [s]])
+ # self.putp([t, b])
self.bits_tdi = []
t = self.state[-2:] + ' TDO'
b = ''.join(map(str, self.bits_tdo))
h = ' (0x%x' % int('0b' + b, 2) + ')'
s = t + ': ' + b + h + ', ' + str(len(self.bits_tdo)) + ' bits'
- self.put(self.ss, self.es, self.out_ann, [0, [s]])
- self.put(self.ss, self.es, self.out_proto, [t, b])
+ # self.putx([0, [s]])
+ # self.putp([t, b])
self.bits_tdo = []
def decode(self, ss, es, data):
- for (samplenum, pins) in data:
+ for (self.samplenum, pins) in data:
# If none of the pins changed, there's nothing to do.
if self.oldpins == pins:
@@ -166,9 +169,8 @@ class Decoder(srd.Decoder):
# Store start/end sample for later usage.
self.ss, self.es = ss, es
- # self.put(self.ss, self.es, self.out_ann,
- # [0, ['tdi:%s, tdo:%s, tck:%s, tms:%s' \
- # % (tdi, tdo, tck, tms)]])
+ # self.putx([0, ['tdi:%s, tdo:%s, tck:%s, tms:%s' \
+ # % (tdi, tdo, tck, tms)]])
if (self.oldtck == 0 and tck == 1):
self.handle_rising_tck_edge(tdi, tdo, tck, tms)