summaryrefslogtreecommitdiff
path: root/decoders/uart
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2012-03-31 17:04:50 +0200
committerUwe Hermann <uwe@hermann-uwe.de>2012-03-31 17:04:50 +0200
commit4180cba9a51acd32f69f0f8628bb746ea3e12be6 (patch)
tree28c2e970361961ee0386ab61224e983a0dd5b6c6 /decoders/uart
parent394b74dca66d540cae154dfeb3bea4253db4304d (diff)
downloadlibsigrokdecode-4180cba9a51acd32f69f0f8628bb746ea3e12be6.tar.gz
libsigrokdecode-4180cba9a51acd32f69f0f8628bb746ea3e12be6.zip
srd: Decoders: Fix/simplify samplenum usage.
Diffstat (limited to 'decoders/uart')
-rw-r--r--decoders/uart/uart.py5
1 files changed, 1 insertions, 4 deletions
diff --git a/decoders/uart/uart.py b/decoders/uart/uart.py
index 6c9fdee..a478c8e 100644
--- a/decoders/uart/uart.py
+++ b/decoders/uart/uart.py
@@ -265,10 +265,7 @@ class Decoder(srd.Decoder):
def decode(self, ss, es, data):
# TODO: Either RX or TX could be omitted (optional probe).
- for (samplenum, (rx, tx)) in data:
-
- # TODO: Start counting at 0 or 1? Increase before or after?
- self.samplenum += 1
+ for (self.samplenum, (rx, tx)) in data:
# First sample: Save RX/TX value.
if self.oldbit[RX] == None: