summaryrefslogtreecommitdiff
path: root/decoders/nunchuk
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2014-10-13 17:05:07 +0200
committerUwe Hermann <uwe@hermann-uwe.de>2014-10-13 17:07:14 +0200
commit486b19ce017c6663be6574dacd0c823304903bca (patch)
tree3c447933be4e4793cc0c26993cf294f3575ef4cd /decoders/nunchuk
parent95d11271b46a46788d497481d03177e883c8554e (diff)
downloadlibsigrokdecode-486b19ce017c6663be6574dacd0c823304903bca.tar.gz
libsigrokdecode-486b19ce017c6663be6574dacd0c823304903bca.zip
All PDs: More consistent names for ss/es variables.
Use self.ss/self.es, or if there's a need to differentiate them a bit more, use self.ss_<suffix>/self.es_<suffix> consistently. Also, drop some unused variables.
Diffstat (limited to 'decoders/nunchuk')
-rw-r--r--decoders/nunchuk/pd.py14
1 files changed, 7 insertions, 7 deletions
diff --git a/decoders/nunchuk/pd.py b/decoders/nunchuk/pd.py
index ef3d267..afcf1de 100644
--- a/decoders/nunchuk/pd.py
+++ b/decoders/nunchuk/pd.py
@@ -52,7 +52,7 @@ class Decoder(srd.Decoder):
self.sx = self.sy = self.ax = self.ay = self.az = self.bz = self.bc = -1
self.databytecount = 0
self.reg = 0x00
- self.ss = self.es = self.block_ss = self.block_es = 0
+ self.ss = self.es = self.ss_block = self.es_block = 0
self.init_seq = []
def start(self):
@@ -62,13 +62,13 @@ class Decoder(srd.Decoder):
self.put(self.ss, self.es, self.out_ann, data)
def putb(self, data):
- self.put(self.block_ss, self.block_es, self.out_ann, data)
+ self.put(self.ss_block, self.es_block, self.out_ann, data)
def putd(self, bit1, bit2, data):
self.put(self.bits[bit1][1], self.bits[bit2][2], self.out_ann, data)
def handle_reg_0x00(self, databyte):
- self.block_ss = self.ss
+ self.ss_block = self.ss
self.sx = databyte
self.putx([0, ['Analog stick X position: 0x%02X' % self.sx,
'SX: 0x%02X' % self.sx]])
@@ -94,7 +94,7 @@ class Decoder(srd.Decoder):
'AZ[9:2]: 0x%03X' % self.az]])
def handle_reg_0x05(self, databyte):
- self.block_es = self.es
+ self.es_block = self.es
self.bz = (databyte & (1 << 0)) >> 0 # Bits[0:0]
self.bc = (databyte & (1 << 1)) >> 1 # Bits[1:1]
ax_rest = (databyte & (3 << 2)) >> 2 # Bits[3:2]
@@ -170,7 +170,7 @@ class Decoder(srd.Decoder):
if cmd != 'START':
return
self.state = 'GET SLAVE ADDR'
- self.block_start_sample = ss
+ self.ss_block = ss
elif self.state == 'GET SLAVE ADDR':
# Wait for an address read/write operation.
if cmd == 'ADDRESS READ':
@@ -183,7 +183,7 @@ class Decoder(srd.Decoder):
handle_reg(databyte)
self.reg += 1
elif cmd == 'STOP':
- self.block_end_sample = es
+ self.es_block = es
self.output_full_block_if_possible()
self.sx = self.sy = self.ax = self.ay = self.az = -1
self.bz = self.bc = -1
@@ -195,7 +195,7 @@ class Decoder(srd.Decoder):
if cmd == 'DATA WRITE':
self.handle_reg_write(databyte)
elif cmd == 'STOP':
- self.block_end_sample = es
+ self.es_block = es
self.output_init_seq()
self.init_seq = []
self.state = 'IDLE'