summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSebastien Bourdelin <sebastien.bourdelin@savoirfairelinux.com>2014-11-12 12:42:03 -0500
committerUwe Hermann <uwe@hermann-uwe.de>2014-11-23 22:29:07 +0100
commit961699aaab1e44dab827c9f1884100b87a0a97fd (patch)
tree0fb486fe9512b240e05a0311997bfe1de8f000f9
parent34cfd419098c5a9dc32270308c5e55e9c6893e91 (diff)
downloadlibsigrokdecode-961699aaab1e44dab827c9f1884100b87a0a97fd.tar.gz
libsigrokdecode-961699aaab1e44dab827c9f1884100b87a0a97fd.zip
jitter: fixes an error when a miss clock/signal is detected
Signed-off-by: Sebastien Bourdelin <sebastien.bourdelin@savoirfairelinux.com>
-rw-r--r--decoders/jitter/pd.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/decoders/jitter/pd.py b/decoders/jitter/pd.py
index b6564ad..0ddeea5 100644
--- a/decoders/jitter/pd.py
+++ b/decoders/jitter/pd.py
@@ -125,7 +125,7 @@ class Decoder(srd.Decoder):
# occurs while we are waiting for a clock,
# we increase the missed signal counter.
self.sig_missed += 1
- self.put(ss, self.samplenum, self.out_sig_missed, self.sig_missed)
+ self.put(self.samplenum, self.samplenum, self.out_sig_missed, self.sig_missed)
self.putm([2, ['Missed signal', 'MS']])
# No clock edge found, we have done everything we
# can with this sample.
@@ -153,7 +153,7 @@ class Decoder(srd.Decoder):
# occurs while we are waiting for a resulting
# signal, we increase the missed clock counter.
self.clk_missed += 1
- self.put(ss, self.samplenum, self.out_clk_missed, self.clk_missed)
+ self.put(self.samplenum, self.samplenum, self.out_clk_missed, self.clk_missed)
self.putm([1, ['Missed clock', 'MC']])
# No resulting signal edge found, we have done
# everything we can with this sample.