summaryrefslogtreecommitdiff
path: root/decoder/test/spiflash/winbond_w25q80dv_ce_without_wren.output
blob: 50f9f8508540a7c1187b57964adb9dcedd9a5b7d (plain)
1
2
3
4
5
6
7
8
9
8-25 spiflash: field: "Command: Read status register (RDSR)" "Command: Read status register" "Cmd: Read status register" "Cmd: RDSR" "RDSR"
28-45 spiflash: bit: "No write operation in progress.
Internal write enable latch is set.
Block protection bits (BP3-BP0): 0x0.
Device is not in continuously program mode (CP mode).
Status register writes are allowed.
"
28-45 spiflash: field: "Status register"
8-45 spiflash: rdsr: "Command: Read status register (RDSR)" "Command: Read status register" "Cmd: Read status register" "Cmd: RDSR" "RDSR"