diff options
author | Uwe Hermann <uwe@hermann-uwe.de> | 2017-06-06 00:09:45 +0200 |
---|---|---|
committer | Uwe Hermann <uwe@hermann-uwe.de> | 2017-06-06 01:43:44 +0200 |
commit | b59c504ecda1693417932878a8c92bab80f9635c (patch) | |
tree | 4d8b32914a123d4590bf16216a16845b2c2c5e9c /decoder/test/parallel | |
parent | 954e04d9f9f1d68644d7d8b4e5d13adfd05c1a3a (diff) | |
download | sigrok-test-b59c504ecda1693417932878a8c92bab80f9635c.tar.gz sigrok-test-b59c504ecda1693417932878a8c92bab80f9635c.zip |
Add support for initial pin settings.
Adapt all tests that require it to use the old behaviour of assuming an
initial pin value of 0 (or whatever was previously hardcoded in the PD).
for now (this will likely see some changes later).
Diffstat (limited to 'decoder/test/parallel')
-rw-r--r-- | decoder/test/parallel/test.conf | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/decoder/test/parallel/test.conf b/decoder/test/parallel/test.conf index b6dd18c..cf59c30 100644 --- a/decoder/test/parallel/test.conf +++ b/decoder/test/parallel/test.conf @@ -1,5 +1,5 @@ test incremental_8ch_short_noclock - protocol-decoder parallel channel d0=0 channel d1=1 channel d2=2 channel d3=3 channel d4=4 channel d5=5 channel d6=6 channel d7=7 + protocol-decoder parallel channel d0=0 channel d1=1 channel d2=2 channel d3=3 channel d4=4 channel d5=5 channel d6=6 channel d7=7 initial_pin d0=0 initial_pin d1=1 initial_pin d2=2 input misc/demo/incremental_8ch_short.sr output parallel annotation match incremental_8ch_short_noclock.output output parallel python match incremental_8ch_short_noclock.python @@ -11,7 +11,7 @@ test incremental_8ch_short_clock output parallel python match incremental_8ch_short_clock.python test incremental_8ch_long_noclock - protocol-decoder parallel channel d0=0 channel d1=1 channel d2=2 channel d3=3 channel d4=4 channel d5=5 channel d6=6 channel d7=7 + protocol-decoder parallel channel d0=0 channel d1=1 channel d2=2 channel d3=3 channel d4=4 channel d5=5 channel d6=6 channel d7=7 initial_pin d0=0 initial_pin d1=1 initial_pin d2=2 input misc/demo/incremental_8ch_long.sr output parallel annotation match incremental_8ch_long_noclock.output output parallel python match incremental_8ch_long_noclock.python |