From 47cd3c8ff64cd43ddf47f5da497b88e30616b162 Mon Sep 17 00:00:00 2001
From: Uwe Hermann <uwe@hermann-uwe.de>
Date: Thu, 19 Apr 2012 19:04:35 +0200
Subject: READMEs: Cosmetics, consistency fixes, typos.

---
 uart/hello_world/README       | 9 +++------
 uart/panasonic_pan1321/README | 7 ++-----
 uart/trekstor_ebr30_a/README  | 5 +----
 3 files changed, 6 insertions(+), 15 deletions(-)

(limited to 'uart')

diff --git a/uart/hello_world/README b/uart/hello_world/README
index 5bd2f89..57365d6 100644
--- a/uart/hello_world/README
+++ b/uart/hello_world/README
@@ -19,14 +19,11 @@ http://olimex.com/dev/stm32-h103.html
 Logic analyzer setup
 --------------------
 
-The logic analyzer used for capturing is a ChronoVu LA8 at a sample rate
-of 5MHz (for baud rates 921600 - 230400), 1MHz (for 115200 - 19200),
-and 625kHz (for baud rates 9600 - 1200).
-
-The ChronoVu LA8 probes were connected to the UART like this:
+The logic analyzer used was a ChronoVu LA8 at a sample rate of 5MHz (for baud
+rates 921600 - 230400), 1MHz (115200 - 19200), and 625kHz (9600 - 1200):
 
   Probe       UART
-  -------------------
+  ----------------
   0 (green)   TX
 
 
diff --git a/uart/panasonic_pan1321/README b/uart/panasonic_pan1321/README
index 240a647..db47872 100644
--- a/uart/panasonic_pan1321/README
+++ b/uart/panasonic_pan1321/README
@@ -16,10 +16,7 @@ http://www.datasheets.org.uk/indexdl/Datasheet-098/DSA00161388.pdf
 Logic analyzer setup
 --------------------
 
-The logic analyzer used for capturing is a ChronoVu LA8 at a sample rate
-of 500kHz.
-
-The logic analyzer probes were connected like this:
+The logic analyzer used was a ChronoVu LA8 (at 500kHz):
 
   Probe       PAN1321
   -------------------
@@ -63,7 +60,7 @@ The sigrok command line used was:
 
 The data sent/received is the same as in the above example. The difference
 is that we triggered on the first high RX state, which might lead to
-some garbage for the first few decoded characters. This is file intended as
+some garbage for the first few decoded characters. This file is intended as
 a test-case for this situation.
 
 
diff --git a/uart/trekstor_ebr30_a/README b/uart/trekstor_ebr30_a/README
index d953b46..6b6cc7f 100644
--- a/uart/trekstor_ebr30_a/README
+++ b/uart/trekstor_ebr30_a/README
@@ -15,10 +15,7 @@ The firmware sends the debug output at 115200 baud, with 8n1 settings.
 Logic analyzer setup
 --------------------
 
-The logic analyzer used for capturing is a ChronoVu LA8 at a sample rate
-of 1MHz.
-
-The ChronoVu LA8 probes were connected to the EBR30-a device like this:
+The logic analyzer used was a ChronoVu LA8 (at 1MHz):
 
   Probe       EBR30-a
   -------------------
-- 
cgit v1.2.3-70-g09d2