summaryrefslogtreecommitdiff
path: root/decoders
diff options
context:
space:
mode:
Diffstat (limited to 'decoders')
-rw-r--r--decoders/mcs48/pd.py8
1 files changed, 6 insertions, 2 deletions
diff --git a/decoders/mcs48/pd.py b/decoders/mcs48/pd.py
index 99b2efc..8c52de9 100644
--- a/decoders/mcs48/pd.py
+++ b/decoders/mcs48/pd.py
@@ -18,6 +18,10 @@
##
import sigrokdecode as srd
+from common.srdhelper import SrdIntEnum
+
+Ann = SrdIntEnum.from_str('Ann', 'ROMDATA')
+Bin = SrdIntEnum.from_str('Bin', 'ROMDATA')
class ChannelError(Exception):
pass
@@ -95,10 +99,10 @@ class Decoder(srd.Decoder):
self.data_s = self.samplenum
if self.started:
anntext = '{:04X}:{:02X}'.format(self.addr, self.data)
- self.put(self.addr_s, self.data_s, self.out_ann, [0, [anntext]])
+ self.put(self.addr_s, self.data_s, self.out_ann, [Ann.ROMDATA, [anntext]])
bindata = self.addr.to_bytes(2, byteorder='big')
bindata += self.data.to_bytes(1, byteorder='big')
- self.put(self.addr_s, self.data_s, self.out_bin, [0, bindata])
+ self.put(self.addr_s, self.data_s, self.out_bin, [Bin.ROMDATA, bindata])
def decode(self):
# Address bits above A11 are optional, and are considered to be A12+.