summaryrefslogtreecommitdiff
path: root/decoders/z80/__init__.py
diff options
context:
space:
mode:
Diffstat (limited to 'decoders/z80/__init__.py')
-rw-r--r--decoders/z80/__init__.py35
1 files changed, 35 insertions, 0 deletions
diff --git a/decoders/z80/__init__.py b/decoders/z80/__init__.py
new file mode 100644
index 0000000..aaf7c76
--- /dev/null
+++ b/decoders/z80/__init__.py
@@ -0,0 +1,35 @@
+##
+## This file is part of the libsigrokdecode project.
+##
+## Copyright (C) 2014 Daniel Elstner <daniel.kitta@gmail.com>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 3 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, see <http://www.gnu.org/licenses/>.
+##
+
+'''
+The Zilog Z80 is an 8-bit microprocessor compatible with the Intel 8080.
+
+In addition to the 8-bit data bus, this decoder requires the input signals
+/M1 (machine cycle), /RD (read) and /WR (write) to do its work. An explicit
+clock signal is not required. However, the Z80 CPU clock may be used as
+sampling clock, if applicable.
+
+Notes on the Z80 opcode format and descriptions of both documented and
+"undocumented" opcodes are available here:
+
+ http://www.z80.info/decoding.htm
+ http://clrhome.org/table/
+'''
+
+from .pd import Decoder